

FIG. 1





FIG. 2a

FIG. 2b

BUS CONTROLLER 8

1



The diagram illustrates the timing of two packets, PACKET 71 and PACKET 72, over a timeline from $t=0$ to $t=32$. The timeline is divided into 8-unit intervals by vertical lines at $t=0, 8, 16, 24, 32$. The first interval from $t=0$ to $t=8$ is labeled "FIRST TRANSMISSION CYCLE".

PACKET 71 is shown as a horizontal line with arrows at both ends, spanning from $t=0$ to $t=24$. It is divided into four segments by the vertical lines at $t=8, 16, 24$. The first segment (0-8) contains a solid black square at $t=0$ and is labeled "FIRST SLOT" with a squiggly arrow pointing to it. The subsequent three segments (8-16, 16-24, 24-32) each contain an open square at their start. The label "Vca51" is placed to the left of the solid black square at $t=0$.

PACKET 72 is shown as a horizontal line with an arrow at its start, beginning at $t=32$. It contains a solid black square at $t=32$.

A legend at the bottom right defines the symbols: a solid black square represents a "HEAD DATA CELL" and an open square represents a "REMAINING DATA CELLS".

BUS CONTROLLER 8

1




FIG. 6




FIG. 7a




FIG. 7b

The diagram illustrates a cell transmission apparatus. At the top, a **DATA BUFFER** contains three entries: **ADR#1** pointing to **PACKET 71**, **ADR#4** pointing to **PACKET 74**, and **ADR#6** pointing to **PACKET 75**. Below the data buffer is the **CELL TRANSMISSION APPARATUS**, which consists of two main components: **CONTROL MEMORY** and **CELL CONTROL UNIT**.

The **CONTROL MEMORY** is divided into two sections: **SHAPER LINK LIST** and **ADDITIONAL LINK LIST**. The **SHAPER LINK LIST** contains three entries: **VC a**, **VC b**, and **VC c**. The **ADDITIONAL LINK LIST** contains two entries: **VC b** and **VC c**, connected by a vertical line.

The **CELL CONTROL UNIT** contains a **CONTROLLER** and a **SHAPER**. The **CONTROLLER** is connected to the **SHAPER**, which in turn is connected to the **ATM NETWORK**.

```

graph TD
    subgraph Data_Buffer [DATA BUFFER]
        ADR1[ADR#1] --> P71[PACKET 71]
        ADR4[ADR#4] --> P74[PACKET 74]
        ADR6[ADR#6] --> P75[PACKET 75]
    end

    subgraph Cell_Transmission_Apparatus [CELL TRANSMISSION APPARATUS]
        subgraph Control_Memory [CONTROL MEMORY]
            subgraph Shaper_Link_List [SHAPER LINK LIST]
                VCa[VC a]
                VCb[VC b]
                VCc[VC c]
            end
            subgraph Additional_Link_List [ADDITIONAL LINK LIST]
                VCb2[VC b]
                VCc2[VC c]
                VCb2 --- VCc2
            end
        end

        subgraph Cell_Control_Unit [CELL CONTROL UNIT]
            Controller[CONTROLLER]
            Shaper[SHAPER]
            Controller --- Shaper
        end
    end

    Data_Buffer --- Control_Memory
    Data_Buffer --- Cell_Control_Unit
    Cell_Control_Unit --> ATM_Network[ATM NETWORK]
  
```

1. The first part of the report, which is the most important, is the introduction. This part should be written in a clear and concise manner, and should provide a brief overview of the project and its objectives.




FIG. 10

1. The first step in the process of creating a new product is to identify a market need. This is often done through market research, which can involve surveys, focus groups, and other methods of gathering information about potential customers.



FIG. 11